Commonly, Whenever a bus bridge sees a transaction on one bus that need to be forwarded to the opposite, the first transaction need to wait around until finally the forwarded transaction completes in advance of a result's ready. A single notable exception happens in the case of memory writes. Listed https://nathanlabsadvisory.com/pci-dss/